PreliminaryNotice: This is not final specification.
Some parametric limits are subject to change.

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

DESCRIPTION

The M5M5T5672TG is a family of 18M bit synchronous SRAMs organized as 262144-words by 72-bit. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Renesas's SRAMs are fabricated with high performance, low power CMOS technology, providing greater reliability. M5M5T5672TG operates on a single 2.5V power supply and are 2.5V CMOS compatible.

FEATURES

• Fully registered inputs and outputs for pipelined operation

• Fast clock speed: 200 MHz • Fast access time: 3.2 ns

• Single 2.5V -5% and +5% power supply VDD

- Individual byte write (BWa# BWh#) controls may be tied LOW
- Single Read/Write control pin (W#)
- Snooze mode (ZZ) for power down
- Linear or Interleaved Burst Modes
- JTAG boundary scan support

APPLICATION

High-end networking products that require high bandwidth, such as switches and routers.

FUNCTION

Synchronous circuitry allows for precise cycle control triggered by a positive edge clock transition.

Synchronous signals include: all Addresses, all Data Inputs, all Chip Enables (E1#, E2, E3#), Address Advance/Load (ADV), Byte Write Enables (BWa#, BWb#, BWc#, BWd#, BWe#, BWf#, BWg#, BWh#) and Read/Write (W#).

Write operations are controlled by the eight Byte Write Enables (BWa# - BWh#) and Read/Write(W#) inputs. All writes are conducted with on-chip synchronous self-timed write

Asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ).

The HIGH input of ZZ pin puts the SRAM in the power-down

The Linear Burst order (LBO#) is DC operated pin. LBO# pin will allow the choice of either an interleaved burst, or a linear burst.

All read, write and deselect cycles are initiated by the ADV Low input. Subsequent burst address can be internally generated as controlled by the ADV HIGH input.

PACKAGE

	Bump	Body Size	Bump Pitch
M5M5T5672TG	209(11X19) bump BGA	14mm X 22mm	1mm

PART NAME TABLE

Part Name	Access	Cycle	Active Current (max.)	Standby Current (max.)
M5M5T5672TG -20	3.2ns	5.0ns	450mA	30mA



BUMP LAYOUT(TOP VIEW)


209 bump BGA

	1	2	3	4	5	6	7	8	9	10	11
А	DQg	DQg	A 6	E2	A 7	ADV	A 8	E3#	A 9	DQb	DQb
В	DQg	DQg	BWc#	BWg#	NC	W#	A17	BWb#	BWf#	DQb	DQb
С	DQg	DQg	BWh#	BWd#	NC	E1#	NC	BWe#	BWa#	DQb	DQb
D	DQg	DQg	Vss	NC	NC	G#	NC	NC	Vss	DQb	DQb
Е	DQPg	DQPc	Vddq	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	DQPf	DQPb
F	DQc	DQc	Vss	Vss	Vss	NC	Vss	Vss	Vss	DQf	DQf
G	DQc	DQc	Vddq	VDDQ	VDD	NC	VDD	VDDQ	VDDQ	DQf	DQf
Н	DQc	DQc	Vss	Vss	Vss	NC	Vss	Vss	Vss	DQf	DQf
J	DQc	DQc	VDDQ	VDDQ	VDD	МСН	VDD	VDDQ	VDDQ	DQf	DQf
K	NC	NC	CLK	NC	Vss	CKE#	Vss	NC	NC	NC	NC
L	DQh	DQh	Vddq	VDDQ	VDD	МСН	VDD	Vddq	Vddq	DQa	DQa
М	DQh	DQh	Vss	Vss	Vss	МСН	Vss	Vss	Vss	DQa	DQa
N	DQh	DQh	Vddq	VDDQ	VDD	NC	VDD	VDDQ	VDDQ	DQa	DQa
Р	DQh	DQh	Vss	Vss	Vss	ZZ	Vss	Vss	Vss	DQa	DQa
R	DQPd	DQPh	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	DQPa	DQPe
Т	DQd	DQd	Vss	NC	NC	LBO#	NC	NC	Vss	DQe	DQe
U	DQd	DQd	NC	Аз	NC	A15	NC	A11	NC	DQe	DQe
V	DQd	DQd	A 5	A4	A16	A1	A13	A 12	A 10	DQe	DQe
W	DQd	DQd	TMS	TDI	A2	A0	A14	TDO	TCK	DQe	DQe

Note1. MCH means "Must Connect High". MCH should be connected to HIGH.

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

BLOCK DIAGRAM



Note2. The BLOCK DIAGRAM does not include the Boundary Scan logic. See Boundary Scan chapter. Note3. The BLOCK DIAGRAM illustrates simplified device operation. See TRUTH TABLE, PIN FUNCTION and timing diagrams for detailed information.

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

PIN FUNCTION

Pin	Name	Function
A0~A17	Synchronous Address Inputs	These inputs are registered and must meet the setup and hold times around the rising edge of CLK. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
BWa#, BWb#, BWc#, BWd#, Bwe#, BWf#, BWg#, BWh#	Synchronous Byte Write Enables	These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa, DQPa pins; BWb# controls DQb, DQPb pins; BWc# controls DQc, DQPc pins; BWd# controls DQd, DQPd pins; BWe# controls DQe, DQPe pins; BWf# controls DQf, DQPf pins; BWg# controls DQg, DQPg pins; BWh# controls DQh, DQPh pins.
CLK	Clock Input	This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
E1#	Synchronous Chip Enable	This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW).
E2	Synchronous Chip Enable	This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.
E3#	Synchronous Chip Enable	This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.
CKE#	Synchronous Clock Enable	This active LOW input permits CLK to propagate throughout the device. When HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
G#	Output Enable	This active LOW asynchronous input enable the data I/O output drivers.
ADV	Synchronous Address Advance/Load	When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When HIGH, W# is ignored. A LOW on this pin permits a new address to be loaded at CLK rising edge.
ZZ	Snooze Enable	This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored. When this pin is LOW or NC, the SRAM normally operates.
W#	Synchronous Read/Write	This active input determines the cycle type when ADV is LOW. This is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on the pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs occur if all byte write enables are LOW.
DQa,DQPa,DQb,DQPb, DQc,DQPc,DQd,DQPd, DQe,DQPe,DQf,DQPf, DQg,DQPg,DQh,DQPh	Synchronous Data I/O	Byte "a" is DQa, DQPa pins; Byte "b" is DQb, DQPb pins; Byte "c" is DQc, DQPc pins; Byte "d" is DQd,DQPd pins; Byte "e" is DQe, DQPe pins; Byte "f" is DQf, DQPf pins; Byte "g" is DQg, DQPg pins; Byte "h" is DQh, DQPh pins. Input data must meet setup and hold times around CLK rising edge.
LBO#	Burst Mode Control	This DC operated pin allows the choice of either an interleaved burst or a linear burst. If this pin is HIGH or NC, an interleaved burst occurs. When this pin is LOW, a linear burst occurs, and input leak current to this pin.
VDD	VDD	Core Power Supply
Vss	Vss	Ground
VDDQ	VDDQ	I/O buffer Power supply
TDI	Test Data Input	
TDO	Test Data Output	These pins are used for Boundary Scan Test.
TCK	Test Clock	The same and address boundary bour root.
TMS	Test Mode Select	
NC	No Connect	These pins are not internally connected and may be connected to ground.



18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

DC OPERATED TRUTH TABLE

Name	Input Status	Operation
LBO#	HIGH or NC	Interleaved Burst Sequence
LBO#	LOW	Linear Burst Sequence

Note4. LBO# is DC operated pin.

Note5. NC means No Connection.

Note6. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.

BURST SEQUENCE TABLE

(1) Interleaved Burst Sequence (when LBO# = HIGH or NC)

Operation	A17~A2	~A2 A1,A0							
First access, latch external address	A17~A2	0,0	0,1	1,0	1,1				
Second access(first burst address)	latched A17~A2	0,1	0,0	1,1	1,0				
Third access(second burst address)	latched A17~A2	1,0	1,1	0,0	0,1				
Fourth access(third burst address)	latched A17~A2	1,1	1,0	0,1	0,0				

(2) Linear Burst Sequence (when LBO# = LOW)

Operation	A17~A2	A1,A0			
First access, latch external address	A17~A2	0,0	0,1	1,0	1,1
Second access(first burst address)	latched A17~A2	0,1	1,0	1,1	0,0
Third access(second burst address)	latched A17~A2	1,0	1,1	0,0	0,1
Fourth access(third burst address)	latched A17~A2	1,1	0,0	0,1	1,0

Note7. The burst sequence wraps around to its initial state upon completion.

TRUTH TABLE

E1#	E2	E3#	ADV	W#	BWx#	G#	CKE#	ZZ#	CLK	Address used	Operation
Н	Х	Х	L	Х	Х	Х	L	L	L->H	None	Deselect Cycle
Χ	L	Χ	L	Χ	X	Χ	L	L	L->H	None	Deselect Cycle
Χ	Х	Н	L	Χ	Х	Χ	L	L	L->H	None	Deselect Cycle
Χ	Χ	Χ	Н	Χ	Х	Χ	L	L	L->H	None	Continue Deselect Cycle
L	Н	L	L	Н	Х	L	L	L	L->H	External	Read Cycle, Begin Burst
Χ	Х	Χ	Н	Χ	Х	L	L	L	L->H	Next	Read Cycle, Continue Burst
L	Н	L	L	Н	Х	Н	L	L	L->H	External	NOP/Dummy Read, Begin Burst
Χ	Х	Χ	Н	Χ	Х	Н	L	L	L->H	Next	Dummy Read, Continue Burst
L	Н	L	L	L	L	Χ	L	L	L->H	External	Write Cycle, Begin Burst
Χ	Х	Х	Н	Χ	L	Χ	L	L	L->H	Next	Write Cycle, Continue Burst
L	Н	L	L	L	Н	Χ	L	L	L->H	None	NOP/Write Abort, Begin Burst
Χ	Χ	Χ	Н	Χ	Н	Χ	L	L	L->H	Next	Write Abort, Continue Burst
Χ	Х	Χ	Х	Χ	Х	Χ	Н	L	L->H	Current	Ignore Clock edge, Stall
Χ	Х	Χ	Х	Χ	Х	Χ	Х	Н	Х	None	Snooze Mode


Note8. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL.


Note9. BWx#=H means all Synchronous Byte Write Enables (BWa#,BWb#,BWc#,BWd#) are HIGH. BWx#=L means one or more Synchronous Byte Write Enables are LOW.

Note10. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.



STATE DIAGRAM





Note11. The notation "x , x , x" controlling the state transitions above indicate the state of inputs E, ADV and W# respectively. Note12. If (E1# = L and E2 = H and E3# = L) then E="T" else E="F". Note13. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL; "T" = input "true"; "F" = input "false".

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

WRITE TRUTH TABLE

W#	BWa#	BWb#	BWc#	BWd#	BWe#	BWf#	BWg#	BWh#	Function
Н	Х	Х	Х	Х	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Н	Н	Н	Н	Write Byte "a"
L	Н	L	Н	Н	Н	Н	Н	Н	Write Byte "b"
L	Н	Η	L	Η	Н	Η	Η	Н	Write Byte "c"
L	Н	Н	Н	L	Н	Н	Н	Н	Write Byte "d"
L	Н	Н	Н	Н	L	Н	Н	Н	Write Byte "e"
L	Н	Н	Н	Н	Н	L	Н	Н	Write Byte "f"
L	Н	Н	Н	Н	Н	Н	L	Н	Write Byte "g"
L	Н	Н	Н	Н	Н	Н	Н	L	Write Byte "h"
L	L	L	L	L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Н	Н	Н	Н	Write Abort / NOP

Note14. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL.

Note15. All inputs must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Power Supply Voltage		-1.0*~3.6	V
VDDQ	I/O Buffer Power Supply Voltage	With respect to Voc	-1.0*~3.6	V
Vı	Input Voltage	With respect to Vss	-1.0~VDDQ+1.0 **	V
Vo	Output Voltage]	-1.0~VDDQ+1.0 **	V
PD	Maximum Power Dissipation (VDD)		1050	mW
Topr	Operating Temperature		0~70	°C
TSTG(bias)	Storage Temperature(bias)		-10~85	°C
Tstg	Storage Temperature		-55~125	°C

Note16. * This is -1.0V when pulse width≤2ns, and -0.5V in case of DC.

** This is -1.0V~VDDQ+1.0V when pulse width≤2ns, and -0.5V~VDDQ+0.5V in case of DC.

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

DC ELECTRICAL CHARACTERISTICS

Cumala al	Davamatas	Condition	Lin	nits	Unit
Symbol	Parameter	Condition	Min	Max	Unit
VDD	Power Supply Voltage		2.375	2.625	V
VDDQ	I/O Buffer Power Supply Voltage		2.375	2.625	V
VIH	High-level Input Voltage		1.7	VDDQ+0.3*	V
VIL	Low-level Input Voltage		-0.3*	0.7	V
Vон	High-level Output Voltage	Iон = -2.0mA	VDDQ-0.4		V
Vol	Low-level Output Voltage	IOL = 2.0mA		0.4	V
1	Input Leakage Current except ZZ and LBO#	VI = 0V ~ VDDQ		10	
lLi	Input Leakage Current of LBO#	VI = 0V ~ VDDQ		100	μΑ
	Input Leakage Current of ZZ	VI = 0V ~ VDDQ		100	
ILO	Output Leakage Current	VI/O = 0V ~ VDDQ		10	μΑ
ICC1	Power Supply Current : Operating	Device selected; Output Open, Vı≤Vı∟ or Vı≥Vıн, ZZ≤Vı∟		450	mA
ICC2	Power Supply Current : Deselected	Device deselected VI≤VIL or VI≥VIH, ZZ≤VIL		180	mA
ICC3	CMOS Standby Current (CLK stopped standby mode)	Device deselected; Output Open VI≤Vss+0.2V or VI≥VDDQ-0.2V CLK frequency=0Hz, All inputs static		30	mA
ICC4	Snooze Mode Standby Current	Snooze mode ZZ≥VDDQ-0.2V, LBO#≥VDD-0.2V		30	mA
ICC5	Stall Current	Device selected; Output Open, CKE#≥VIH VI≤VSS+0.2V or VI≥VDDQ-0.2V		140	mA

Note17.*VILmin is -1.0V and VIH max is VDDQ+1.0V in case of AC(Pulse width≤2ns).

Note18. "Device Deselected" means device is in power-down mode as defined in the truth table.

CAPACITANCE

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min	Тур	Max	Onit
Сі	Input Capacitance	VI=GND, VI=25mVrms, f=1MHz			6	pF
Co	Input / Output (DQ) Capacitance	Vo=GND, Vo=25mVrms, f=1MHz			8	pF

Note19. This parameter is sampled.



THERMAL RESISTANCE

4-Layer PC board mounted (70x70x1.6mmT)

Symbol	Parameter	Condition		Limits		Unit
Syllibol	r ai ailletei	Condition	Min	Тур	Max	Oilit
θЈА	Thermal resistance Junction Ambient	Air velocity=0m/sec		26		°C/W
		Air velocity=2m/sec		18		°C/W
θЈС	Thermal resistance Junction to Case			6		°C/W

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VDD=VDDQ=2.375~2.625V, unless otherwise noted)

(1) MEASUREMENT CONDITION




Fig.1 Output load




Fig.2 Tdly measurement

Fig.3 Tri-State measurement

- Note20. Valid Delay Measurement is made from the VDDQ/2 on the input waveform to the VDDQ/2 on the output waveform. Input waveform should have a slew rate of faster than or equal to 1V/ns.
- Note21.Tri-state toff measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial to final Value VDDQ/2.
 - Note: the initial value is not Vol or Voh as specified in DC ELECTRICAL CHARACTERISTICS table.
- Note22. Tri-state ton measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial Value VDDQ/2 to its final Value.
 - Note: the final value is not VoL or VoH as specified in DC ELECTRICAL CHARACTERISTICS table.
- Note23.Clocks,Data,Address and control signals will be tested with a minimum input slew rate of faster than or equal to 1V/ns.



18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

(2)TIMING CHARACTERISTICS

Symbol	Parameter	200	nits MHz 20	Unit
		Min	Max	
Clock		IVIIII	IVIAA	
tkhkh	Clock Cycle Time	5.0		ns
tkhkl	Clock HIGH Time	2.0		ns
tklkh	Clock LOW Time	2.0		ns
Output ti		2.0		110
tKHQV	Clock HIGH to Output Valid		3.2	ns
tKHQX	Clock HIGH to Output Invalid	1.5	0.2	ns
tKHQX1	Clock HIGH to Output in Low-Z	1.5		ns
tKHQZ	Clock HIGH to Output in High-Z	1.5	3.2	ns
tGLQV	G# to output valid	1.0	3.2	ns
tGLQX1	G# to output in Low-Z	0.0	0.2	ns
tGHQZ	G# to output in High-Z	0.0	3.2	ns
Setup Ti	1 0			
tavkh	Address Valid to Clock HIGH	1.0		ns
t advVKH	ADV Valid to Clock HIGH	1.0		ns
twvkh	Write Valid to Clock HIGH	1.0		ns
tBxVKH	Byte Write Valid to Clock HIGH (BWa#~BWh#)	1.0		ns
tEVKH	Enable Valid to Clock HIGH (E1#,E2,E3#)	1.0		ns
tdvkh	Data In Valid Clock HIGH	1.0		ns
Hold Tim	es			
tkhax	Clock HIGH to Address don't care	0.8		ns
tKHadvX	Clock HIGH to ADV don't care	0.8		ns
tkhwx	Clock HIGH to Write don't care	0.8		ns
tKHBxX	Clock HIGH to Byte Write don't care (BWa#~BWh#)	0.8		ns
tkhex	Clock HIGH to Enable don't care (E1#,E2,E3#)	0.8		ns
tkhdx	Clock HIGH to Data In don't care	8.0		ns
ZZ				
tzzs	ZZ standby		2*tкнкн	ns
tzzrec	ZZ recovery		2*tкнкн	ns

Note24.All parameter except tzzs, tzzrec in this table are measured on condition that ZZ=LOW fix.


Note25.Test conditions is specified with the output loading shown in Fig.1 unless otherwise noted.

Note26. tkHQX1, tkHQZ, tGLQX1, tGHQZ are sampled.

Note27.LBO# is static and must not change during normal operation.




(3)READ TIMING




Note28.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note29. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note30.ZZ is fixed LOW.

(4)WRITE TIMING



Note31.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note32. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note33.ZZ is fixed LOW.


(5)READ/WRITE TIMING



Note34.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note35. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note36.ZZ is fixed LOW.

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

(6) SNOOZE MODE TIMING



18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

JTAG PORT OPERATION

Overview

The JTAG Port on this SRAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG), but dose not implement all of the function required for 1149.1 compliance. Unlike JTAG implementations that have been common among SRAM vendors for the last several years, this implementation dose offer a form of EXTEST, known as Clock Assisted EXTEST, reducing or eliminating the "hand coding" that has been required to overcome the test program compiler errors caused by previous non-compliant implementation. The JTAG Port interfaces with conventional CMOS logic level signaling.

Disabling the JTAG port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. To assure normal operation of the SRAM with the JTAG Port unused, the TCK, TDI and TMS pins may be left floating or tied to High. The TDO pin should be left unconnected.

JTAG Pin Description

Pin	Name	Function
TCK	Test Clock	The TCK input is clock for all TAP events. All inputs are captured on the rising edge of TCK and the
		Test Data Out (TDO) propagates from the falling edge of TCK.
TMS	Test Mode Select	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP Controller
		state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between the TDI and TDO pins. the register placed between the TDI and TDO pins is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Resister (refer to the TAP Controller State Diagram). An undriven TDI Input will produce the same result as a logic one input level.
TDO	Test Data Out	The TDO output is active depending on the state of the TAP Controller state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between the TDI and TDO pins.

Note:

This device dose not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequence of 1s and 0s applied to TMS as TCK is strobed. Each of TAP Registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP Controller when it is moved into the Run-Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Resister can be loaded when it is placed between the TDI and TDO pins. The Instruction Resister is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in the Test-Logic-Reset state.



Renesas LSIs

M5M5T5672TG - 20

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

Bypass Register

The Bypass resister is a single-bit register that can be placed between the TDI and TDO pins. It allows serial test data to be passed through the SRAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the SRAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pins. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the SRAM's I/O ring when the controller is in the Capture-RD state and then is placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instruction can be used to activate the Boundary Scan Register.

Identification (ID) Register

The ID register is a 32-bit register that is loaded with a device and vender specific 32-bit code when the controllers put in the Capture-DR state with the IDCODE Instruction loaded in the Instruction Register. The code is loaded from 32-bit on-chip ROM. It describes various attributes of the SRAM (see page 25). The register is then placed between the TDI and TDO pins when the controller is moved into the Shift-DR state. Bit 0 in the register is the LSB and the first to reach the TDO pin when shifting begins.

TAP Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. Although the TAP Controller in this device follows the 1149.1 conventions, it is not 1194.1-compliant because one of the mandatory instructions, EXTEST, is uniquely implemented. The TAP on this device may be used to monitor all input and I/O pads. This device will not perform INTEST but can perform the preload portion of the SAMPLE/PRELOAD command.

When the TAP controller is placed in the Capture-IR state, the two least significant bits of the instruction register are loaded with 01. When the TAP controller is moved to the Shift-IR state, the Instruction Register is placed between the TDI and TDO pins. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at the TDO output). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to the Update-IR state. The TAP Instruction Set for this device is listed in the following table.

Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register, the Bypass Register is placed between the TDI and TDO pins. This occurs when the TAP Controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction Register, moving the TAP Controller into the Capture-DR state loads the data in the SRAM's input and I/O buffers into the Boundary Scan Register. Some Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the BSDL file. Because the SRAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. SRAM input signals must be stabilized for long enough to meet the TAP's input data capture set-up plus hold time (tTS plus tTH). The SRAM's clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to the Shift-DR state then places the Boundary Scan Register between the TDI and TDO pins.



18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the Instruction Register is loaded with all logic 0s. EXTEST is not implemented in the TAP Controller, and therefore this device is not compliant to the 1149.1 Standard. When the EXTEST instruction is loaded into the Instruction Register, the device responds as if the SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST place the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction cause the ID ROM to be loaded into the ID register when the controller is in the Capture-DR state and places the ID Register between the TDI and TDO pins in the Shift-DR state. The IDCODE instruction is the default instruction loaded in at power-up and any time the controller is placed in the Test-Logic-Reset state.


SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the Instruction Register, all SRAM outputs are forced to an inactive drive state (High-Z) and the Boundary Scan Register is placed between the TDI and TDO pins when the TAP Controller is moved to the Shift-DR state.

RFU

These instructions are reserved for future use. Do not use these instructions.

JTAG TAP BLOCK DIAGRAM






18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

BOUNDARY SCAN ORDER

Bit	Bump	Pin Name	Bit	Bump	Pin Name	Bit	Bump	Pin Name				
0	5V	A16	40	11B	DQb	80	1H	DQc				
1	6U	A15	41	11A	DQb	81	2H	DQc				
2	8U	A11	42	10C	DQb	82	1J	DQc				
3	7V	A13	43	10B	DQb	83	2J	DQc				
4	7W	A14	44	10A	DQb	84	6L	MCH				
5	8V	A12	45	9A	A9	85	6M	MCH				
6	9V	A10	46	7A	A8	86	2L	DQh				
7	10W	DQe	47	7B	A17	87	1L	DQh				
8	10V	DQe	48	8C	BWe#	88	2M	DQh				
9	10U	DQe	49	9C	BWa#	89	1M	DQh				
10	11W	DQe	50	9B	BWf#	90	2N	DQh				
11	11V	DQe	51	8B	BWb#	91	1N	DQh				
12	11U	DQe	52	6A	ADV	92	2P	DQh				
13	11T	DQe	53	6D	G#	93	1P	DQh				
14	10T	DQe	54	6K	CKE#	94	2R	DQPh				
15	11R	DQPe	55	6B	W#	95	1R	DQPd				
16	10R	DQPa	56	3K	CLK	96	2T	DQd				
17	11P	DQa	57	8A	E3#	97	1T	DQd				
18	10P	DQa	58	4B	BWg#	98	1U	DQd				
19	11N	DQa	59	3B	BWc#	99	1V	DQd				
20	10N	DQa	60	3C	BWh#	100	1W	DQd				
21	11M	DQa	61	4C	BWd#	101	2U	DQd				
22	10M	DQa	62	4A	E2	102	2V	DQd				
23	11L	DQa	63	6C	E1#	103	2W	DQd				
24	10L	DQa	64	5A	A7	104	6T	LBO#				
25	6P	ZZ	65	3A	A6	105	3V	A5				
26	6J	MCH	66	2A	DQg	106	4V	A4				
27	10J	DQf	67	2B	DQg	107	4U	A3				
28	11J	DQf	68	2C	DQg	108	5W	A2				
29	10H	DQf	69	1A	DQg	109	6V	A1				
30	11H	DQf	70	1B	DQg	110	6W	A0				
31	10G	DQf	71	1C	DQg							
32	11G	DQf	72	1D	DQg							
33	10F	DQf	73	2D	DQg							
34	10E	DQPf	74	1E	DQPg							
35	11F	DQf	75	1F	DQc							
36	11E	DQPb	76	2E	DQPc							
37	10D	DQb	77	2F	DQc							
38	11D	DQb	78	1G	DQc							
39	11C	DQb	79	2G	DQc							

JTAG TAP CONTROLLER STATE DIAGRAM



TAP CONTROLLER DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VDD=2.375~2.625V, unless otherwise noted)

Symbol	Parameter	Condition	Lim	Unit		
Symbol	Farameter	Condition	Min	Max	Offic	
VIHT	Test Port Input High Voltage		1.7	VDDQ+0.3 **	V	
VILT	Test Port Input Low Voltage		-0.3 **	0.7	V	
VOHT	Test Port Output High Voltage	Іон=-100μΑ	VDDQ-0.1	-	V	
VOLT	Test Port Output Low Voltage	IoL=+100μA	•	0.1	V	
IINT	TMS, TCK and TDI Input Leakage Current		-10	10	μΑ	
IOLT	TDO Output Leakage Current	Output Disable, Vout=0V~VDDQ	-10	10	μΑ	

Note37. **Input Undershoot/Overshoot voltage must be -1.0V<Vi<VDDQ+1V with a pulse width not to exceed 20% tTCK.



TAP CONTROLLER AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VDD=2.375~2.625V, unless otherwise noted)

(1)MEASUREMENT CONDITION

Input pulse levelsVIH=VDDQ, VIL=0V

Input rise and fall times faster than or equal to 1V/ns

Input timing reference levelsVIH=VIL=VDDQ/2
Output reference levelsVIH=VIL=VDDQ/2

Output loadFig.4





Fig.4 Output load

(2)TIMING CHARACTERISTICS

Symbol	Parameter	Lin	Unit		
Symbol	Falametei	Min	Max	Offic	
tTF	TCK Frequency		20	MHz	
tTKC	TCK Cycle Time	50		ns	
tTKH	TCK High Pulse Width	20		ns	
tTKL	TCK Low Pulse Width	20		ns	
tTS	TDI, TMS setup time	10		ns	
tTH	TDI, TMS hold time	10		ns	
tTKQ	TCK Low to TDO valid		20	ns	

(3) TIMING





18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

JTAG TAP INSTRUCTION SET SUMMARY

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Preloads ID Register and places it between TDI and TDO
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all Data and Clock output drivers to High-Z
RFU	011	Do not use this instruction; Reserved for Future Use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
RFU	101	Do not use this instruction; Reserved for Future Use.
RFU	110	Do not use this instruction; Reserved for Future Use.
BYPASS	111	Places the BYPASS Register between TDI and TDO.

STRUCTURE OF IDENTIFICATION REGISTER

Revision Device Information												J	IED	EC '	Ven	dor	Cod	de o	f RE	ENE	SAS	S										
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M5M5T5672	0	0	0	0	0	1	0	0	1	0	1	0	1	0	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	1	1	1
	MS	R																													$-\mathbf{E}$	SR

PACKAGE OUTLINE

209(11x19) bump Ball Grid Array(BGA) Pin Pitch 1.0mm

Refer to JEDEC Standard MS-028, Variation BC, which can be seen at:

http://www.jedec.org/download/search/MS-028C.pdf

Renesas LSIs

M5M5T5672TG - 20

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

REVISION HISTORY

Rev.No.	History	Date	
0.0	First revision	September 25, 2002	Preliminary
0.1	DC ELECTRICAL CHARACTERISTICS Changed ILI limit from 10uA to 100uA (Input Leakage Current of ZZ and LBO#) Changed Icc3 and Icc4 limit from 20mA to 30mA (Standby Current)	January 31, 2003	Preliminary
1.0	AC ELECTRICAL CHARACTERISTICS (2)TIMING CHARACTERISTICS Changed tKHKL limit from 1.8ns to 2.0ns. Changed tKLKH limit from 1.8ns to 2.0ns. Changed all Setup times from 1.2ns to 1.0ns. Changed all Hold times from 0.5ns to 0.8ns. STRUCTURE OF IDENTIFICATION REGISTER Fixed JEDEC Vender Code as follows. The semiconductor operations of HITACHI and MITSUBISHI Electric were transferred to RENESAS Technology Corporation on April 1st 2003. Both RENESAS and MITSUBISHI JEDEC vendor code are as follows Bit No. 11 10 9 8 7 6 5 4 3 2 1 RENESAS 0 1 0 0 0 0 1 1 0 0 0 1 1 1 MITSUBISHI 0 0 0 0 0 0 0 1 1 1 0 0	August 1, 2003	Preliminary

18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM

RenesasTechnologyCorp. Nippon Bldg.,6-2,Oteamchi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammat material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- Kenesas Iechnology Corporation assumes no responsibility for any damage, or infringement of any third-party's ngints, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product containe

© 2003 Renesas Technology Corp. New publication, effective August 2003. Specifications subject to change without notice.

